# CPE 2211 COMPUTER ENGINEERING LAB EXPERIMENT 8 LAB MANUAL

Revised: J. Tichenor FS19

# DESIGN AND SIMULATION OF A 4-BIT RIPPLE-CARRY ADDER USING FUOUR FULL ADDERS IN VHDL

# **OBJECTIVES**

In this experiment you will

- Gain experience with VHDL, and VHDL design tools.
- Gain experience with 4-bit ripple carry adder.
- Use the suite of EDA tools supplied by Altera: Quartus-II and ModelSim.

## LAB REPORTS

The format of lab reports should be such that the information can be used to reproduce the lab, including what values were used in a circuit, why the values were used, how the values were determined, and any results and observations made. This lab manual will be used as a guide for what calculations need to be made, what values need to be recorded, and various other questions. The lab report does not need to repeat everything from the manual verbatim, but it does need to include enough information for a 3<sup>rd</sup> party to be able to use the report to obtain the same observations and answers. Throughout the lab manual, in the Preliminary (if there is one), and in the Procedure, there are areas designated by **QXX followed by a question or statement**. These areas will be **bold**, and the lab TA will be looking for an answer or image for each. These answers or images are to be included in the lab report. The lab TA will let you know if the lab report will be paper form, or if you will be able to submit electronically.

# **PURPOSE**

The purpose of this lab is to become familiar with VHDL. Fully expanded the acronym is Very High Speed Integrated Circuit (VHSIC) Hardware Description Language. The V comes from the VHSIC acronym. VHDL is an increasingly important tool in digital design used for automated specification and testing of digital systems. In this exercise, you will write a VHDL specification for a full adder and use this full adder component to create a 4-bit ripple-carry adder (RCA). More specifically, you will be instantiating four full adder components to structurally model the 4-bit RCA. You will also simulate and test your VHDL "code" using ModelSim.

#### REFERENCES

VHDL tutorial, ModelSim user manual <a href="http://www.model.com/">http://www.model.com/</a>

# MATERIALS REQUIRED

ModelSim

### **BACKGROUND**

In lab7, the VHDL code was generated from the schematic in Quartus II. However, if the circuit is too large or too complicated to draw, writing the VHDL code is a good option. An example VHDL specification is given below, along with a function block diagram and symbol (shown in Figure 1). A portion of the VHDL code for this adder is provided below. To create the 4-bit RCA, the full adder component will be instantiated four times and structurally connected. A short illustrative example follows for clarification. Figure 1 shows the block diagram of a full adder with input ports A, B, and carry input, C<sub>in</sub>, and output ports Sum and carry output, C<sub>out</sub>. File FA.vhd (shown below) implements the full adder component.




Figure 1: Full adder circuit and symbol.

### **Full Adder VHDL Code**

The following file shows a portion of the VHDL description of the full adder component. This is the simplest model of the full adder.

The VHDL statement for calculating "sum" is straight forward, and is just addition of the three input operands. The Boolean equation for "sum" can be written with the XOR symbol as:  $sum = A \oplus B \oplus C_{in}$ . A carry output is asserted only when two or more inputs are asserted. You will need to generate the minimized equation for "cout" and insert the VHDL form of this equation in the FA component.

Figure 2 shows the structural model of a 4-bit RCA, using four full adders. It has two 4-bit input ports 'A[3:0]' and 'B[3:0]' and one carry in input,  $C_{in}$  set to '0'. The 4-bit RCA outputs are depicted as 'S[3:0]' and carry out,  $C_{out}$ .




Figure 2: Structural description of 4-bit RCA using four full adders.

The following file shows a portion of the VHDL description of the structural model of the 4-bit RCA, using four of the full adder components, shown in the previous VHDL file.

```
-- file RCA.vhd
library ieee;
use ieee.std logic 1164.all;
entity RCA is
         port(a, b : in std logic vector(3 downto 0);
         cout : out std logic;
         sum : out std logic vector(3 downto0));
end entity RCA;
architecture struct RCA of RCA is
signal cin: std logic vector(3 downto 0);
component FA is
         port(a, b : in std logic;
         cin : in std logic;
         cout : out std logic;
         sum : out std logic);
end component;
begin
         cin(0) <= '0';
         FAO: FA
            port map(a(0), b(0), cin(0), cin(1), sum(0));
         FA1 : FA
```

```
port map(???);
FA2 : FA
    port map(???);
FA3 : FA
    port map(???);
end architecture struct RCA;
```

This structural model of a 4-bit RCA instantiates four FA components by "port mapping" them. The first adder's carry in is set to '0' as shown above. For the rest of the full adders, the carry input is the carry output of the previous full adder. Hence, the carries ripple up in this circuit, which gives it the name, ripple-carry adder. This 4-bit RCA has two input ports 'a' and 'b' each of 4-bit widths. You will need to "port map" the remaining three full adder components to complete the design.

In short, the sum for the 4-bit RCA is contributed by four full adders and the carry is propagated from the first through fourth full adder to the output carry port. It is to be noted that the addition is described as " $\mathbf{a} \oplus \mathbf{b} \oplus \mathbf{cin}$ " which means the carry generation in between the additions is taken into consideration at every step of addition operation.

### Simulation with ModelSim

This section will explain the design of test bench required for simulating the 4-bit RCA developed in the previous section. The testbench will cycle through all 256 possible combinations of the 4-bit 'a' and 'b' inputs, allowing the user to check the accuracy of the outputs. Instead of writing all the input combinations in the test bench code, a simple for loop is used to generate all input combinations. Furthermore, an *incorrect* signal is used to automatically check the output correctness, such that the designer only needs to look at the final value of *incorrect* to tell if the circuit is functioning properly (i.e. at the end of the simulation, if *incorrect* is '0' then the RCA is working correctly; otherwise, if the RCA is not working correctly, then *incorrect* will be asserted when the output in not correct, and will remain asserted throughout the rest of the simulation).

You need to write your own testbench to exhaustively test the 8 input combinations of the FA component. Since there are only 8 combinations, it would probably be easiest to write the eight combinations sequentially, without using a loop, and check the results manually. For example,

```
a <= '0';
b <= '0';
cin <= '0';
wait for 50 ns;
a <= '0';
b <= '0';
cin <= '0';
wait for 50 ns;
.
.
.
.
.</pre>
```

To allow the operator to see the output resulting from each set of inputs, a delay of 50 ns is given between each test using a wait statement. The value of 50 ns is selected somewhat randomly, since the simulation does not include gate propagation delay.

Using a testbench is much easier than manually entering each combination by hand. A testbench also automatically documents your testing procedure for others and allows you to easily repeat your test as needed in the future. Testbench for RCA is as follows:

```
-- tb RCA.vhd : testbench
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std_logic_unsigned.all;
entity tb RCA is
end entity tb RCA;
architecture testbench of tb RCA is
component RCA is
         port(a, b : in std logic vector(3 downto 0);
         cout : out std logic;
         sum : out std logic vector(3 downto 0));
end component;
signal a, b, sum : std logic vector(3 downto 0);
signal cout : std logic;
signal incorrect : std logic := '0';
signal input_vec : std_logic_vector(7 downto 0);
signal test a, test b, test sum : std logic vector(4 downto 0);
begin
UUT : RCA
         port map(a, b, cout, sum);
a <= input vec(3 downto 0);</pre>
b <= input vec(7 downto 4);
test a <= '0' & input vec(3 downto 0);
test b <= '0' & input vec(7 downto 4);
test sum <= test a + test b;
inputs : process
begin
input vec <= '00000000';
for i in 0 to 255 loop
         wait for 50 ns;
         if (cout /= test sum(4)) or (sum /= test sum(3 downto 0)) then
            incorrect <= '1';</pre>
         end if;
```

To this end, it is easiest to also write a simulation macro to control the simulation (i.e. specify what external and internal signals you wish to view and how long you want to run the simulation). The simulation macro below views the external I/O, a, b, C<sub>out</sub> and sum, the internal C<sub>in</sub> signal, and the testbench *incorrect* signal. The "run –all" command runs the simulation indefinitely, until a wait; statement is encountered, like at the end of the testbench. You will need to write your own simulation macro for testing the FA component. The simulation macro for testing the RCA component is given below.

```
-- RCA.do : simulation macro
add wave a
add wave b
add wave cout
add wave sum
add wave :tb_RCA:UUT:cin
add wave incorrect
run -all
```

Figure 3 shows a portion of the simulation results should look like for the 4-bit RCA. You can zoom in and out using the *zoom* pulldown menu.

:tb_rca:a	1001	1010	(1011	1100	1101	1110	(1111	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
:tb_rca:b	0111				Ť			1000									
:tb_rca:cout								_									
:tb_rca:sum	0000	0001	0010	0011	0100	0101	0110	1000	1001	1010	(1011	1100	1101	1110	(1111	(0000	0001
:tb_rca:uut:cin	1110	1100	(1110	1000	(1110	1100	(1110	0000									
:tb_rca:incorrect		•															

Figure 3: Simulation results example.

# **PROCEDURE**

- 1. Create a project named lab8.
- 2. Add existing files including FA.vhd, RCA.vhd, tb RCA.vhd and tb FA.vhd in this project.
- 3. Complete the FA.vhd, RCA.vhd and tb RCA.vhd.
- 4. Compile all vhdl files.
- 5. Simulate tb\_FA.vhd. From the **Tools** pulldown menu select **TCL | Execute Macro** and choose the simulation macro you wrote for the FA component (FA.do). This will run the simulation, and bring up the waveform window where you can view the results.
- 6. Simulate tb RCA.vhd. This time choose RCA.do.
- 7. Once you checked all input combinations and are certain your FA design works correctly, make a hardcopy of the wave window, and turn this in along with a hardcopy of your VHDL code, testbench, and simulation macro.